10Gb+ Ethernet MAC

The 10Gb+ Ethernet Media Access Controller (MAC) transmits and receives data between a host processor and an Ethernet network. The main function of the 10Gb+ Ethernet MAC is to ensure that the Media Access rules specified in the IEEE802.3ae standard are met while transmitting a frame of data over Ethernet. On the receive side, the Ethernet MAC extracts the different components of a frame and transfers them to higher applications through a FIFO interface.

Features

  • Compliant to IEEE 802.3-2005 standard, successfully passed University of New Hampshire InterOperability Laboratory (UNH-IOL) 10GbE MAC hardware tests
  • Supports standard 10Gbps Ethernet link layer data rate
  • Supports rates up to 12Gbps by over-clocking
  • 64-bit wide internal data path operating at 156.25MHz to 187.5MHz
  • XGMII interface to the PHY layer (using IODDR external to the core)
  • XAUI interface to the PHY layer (using PCS/SERDES external to the core)
  • Simple FIFO interface with user's application
  • Optional Multicast address filtering
  • Transmit and receive statistics vector
  • Optional statistics counters of length from 16 to 40 bits for all devices (statistic counters are external to the core)
  • Programmable Inter Frame Gap
  • Supports:
      • Full duplex operation
      • Flow control using PAUSE frames
      • VLAN tagged frames
      • Automatic padding of short frames
      • Optional FCS generation during transmission
      • Optional FCS stripping during reception
      • Jumbo frames up to 16k
      • Inter frame Stretch Mode during transmission
      • Deficit Idle Count

Data rates up to 12Gbps are supported by increasing the 10 Gb+ Ethernet MAC system clock rate from the standard frequency of 156.25MHz used for processing 10Gbps data up to frequencies as high as 187.50MHz.

Jump to

Block Diagram

Performance and Size

ECP51,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 2796 4085 2696 4 152.25

1. Performance and utilization data are generated using an LFE5UM-85F-8FBG756CES device with Lattice’s Diamond 3.4. Performance may vary when using a different software version or targeting a different device density or speed grade within the ECP5 family.
2. The 10 Gb Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the ECP5 series FPGA. Thus the application implementing the 10 Gb Ethernet MAC will utilize I/O pins.

LatticeECP31,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3190 4681 2814 4 156.25

1. Performance and utilization data are generated using an LFE3-150EA-8FN1156C device with Lattice’s Diamond 3.4. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.
2. The 10 Gb Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP3 series FPGA. Thus the application implementing the 10 Gb Ethernet MAC will utilize I/O pins.

LatticeECP2M/S1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3153 4370 2777 4 181

1. Performance and utilization data are generated using an LFE2M35E-7F672C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M/S family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP2M series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

LatticeECP2/S1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3153 4022 2777 4 170

1. Performance and utilization data are generated using an LFE2-35E-7F672C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2/S family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP2 series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

LatticeSC/M1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 2961 4370 2764 4 205

1. Performance and utilization data are generated using an LFSC3GA25E-5F900C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeSC family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeSC series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

Ordering Information

IP Version: 4.3

Evaluate: To download a full evaluation version of this IP, go to the IPexpress tool and click the IP Server button in the toolbar. All LatticeCORE IP cores and modules available for download will be visible. For more information on viewing/downloading IP please read the IP Express Quick Start Guide.

Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability
TN1218 1.1 2/13/2012 PDF 3.5 MB
LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability
TN1219 1.0 7/26/2010 PDF 1.4 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability
TN1218 1.1 2/13/2012 PDF 3.5 MB
LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability
TN1219 1.0 7/26/2010 PDF 1.4 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
10Gb+ Ethernet MAC User Guide
10Gb Ethernet MAC
IPUG39 02.9 12/28/2010 PDF 864.1 KB
LatticeECP3 and ECP5 10Gb Ethernet MAC IP Core UserGuide
10GB Ethernet MAC
IPUG114 1.0 4/24/2015 PDF 4.2 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
IPexpress Quick Start Guide
8/5/2010 PDF 304.8 KB


Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.
博狗真人首页 龙陵县| 游戏| 绥阳县| 黎平县| 乐清市| 石家庄市| 巨鹿县| 湖北省| 金沙县| 德阳市| 巫山县| 额尔古纳市| 自治县| 株洲市| 黑水县| 绥中县| 齐齐哈尔市| 石河子市| 青岛市| 西昌市| 铜梁县| 周宁县| 乌海市| 西盟| 遂宁市| 南召县| 开原市| 白山市| 诸城市| 台安县| 仲巴县| 惠州市| 盘锦市| 临颍县| 南汇区| 静宁县| 闽侯县| 汤原县| 巫溪县| 保靖县| 仪陇县| 金坛市| 陇西县| 察隅县| 鸡西市| 仙居县| 榆林市| 额敏县| 耒阳市| 玉树县| 合江县| 蓬安县| 宜黄县| 安平县| 浮山县| 资讯| 西宁市| 莱阳市| 凤庆县| 大港区| 贺兰县| 巫山县| 六枝特区| 麦盖提县| 射洪县| 洛扎县| 贵阳市| 宜州市| 密山市| 云南省| 民权县| 沙河市| 甘孜| 平乡县| 姜堰市| 西乌珠穆沁旗| 二手房| 仁化县| 海南省| 二连浩特市| 元朗区| 应用必备| 基隆市| 武平县| 台州市| 英德市| 阳原县| 即墨市| 吴旗县| 两当县| 松原市| 邵阳县| 渭南市| 泗阳县| 文水县| 马龙县| 兴山县| 南岸区| 隆德县| 信丰县| 禄丰县| 黔江区| 长治市| 故城县| 新宁县| 大丰市| 民乐县| 开鲁县| 梧州市| 苏州市| 永清县| 平度市| 桓仁| 太仓市| 迁西县| 黑河市| 镇宁| 同江市| 五原县| 平阴县| 西和县| 奉化市| 金华市| 法库县| 冷水江市| 靖边县| 江门市| 赤壁市| 五大连池市| 乌拉特后旗| 扶余县| 九龙县| 和顺县| 海南省| 孝感市| 漳平市| 泉州市|